Design of High-Performance CMOS Voltage-Controlled Oscillators

Liang Dai, Harjani, Ramesh

Liang Dai, Harjani, Ramesh - Design of High-Performance CMOS Voltage-Controlled Oscillators
Liang Dai, Harjani, Ramesh - Design of High-Performance CMOS Voltage-Controlled Oscillators

Omschrijving

Design of High-Performance CMOS Voltage-Controlled Oscillators presents a phase noise modeling framework for CMOS ring oscillators. The analysis considers both linear and nonlinear operation. It indicates that fast rail-to-rail switching has to be achieved to minimize phase noise. Additionally, in conventional design the flicker noise in the bias circuit can potentially dominate the phase noise at low offset frequencies. Therefore, for narrow bandwidth PLLs, noise up conversion for the bias circuits should be minimized. We define the effective Q factor (Qeff) for ring oscillators and predict its increase for CMOS processes with smaller feature sizes. Our phase noise analysis is validated via simulation and measurement results. The digital switching noise coupled through the power supply and substrate is usually the dominant source of clock jitter. Improving the supply and substrate noise immunity of a PLL is a challenging job in hostile environments such as a microprocessor chip where millions of digital gates are present.
€ 160,50
Paperback
 
In de winkelwagen 4 werkdagen Wenslijst Stel een vraag
In de winkelwagen 4 werkdagen Wenslijst Stel een vraag
Gratis verzending vanaf
€ 19,95 binnen Nederland
Schrijver
Liang Dai, Harjani, Ramesh
Titel
Design of High-Performance CMOS Voltage-Controlled Oscillators
Uitgever
Springer
Jaar
2012
Taal
Engels
Pagina's
184
EAN
9781461354147
Bindwijze
Paperback

U ontvangt bij ons altijd de laatste druk!

Rubrieken

Studieboeken
Kunst
Wijnen
Informatica
Eten en drinken
Sport
Reizen
Oorlog
Streekromans
Strips
Gezondheid
Bijbels
Novelle
Politiek
Fietsen
Muziek
Zwangerschap
Solliciteren
Alle categorieën
Boekstra